




# Sierra Components, Inc.

2222 Park Place Building 3 Suite E • Minden, Nevada 89423

Phone: 775.783.4940 Fax: 775.783.4947

Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.



### PAD FUNCTIONS

- |               |               |
|---------------|---------------|
| 1) <u>NC</u>  | 10) <u>S2</u> |
| 2) <u>S3</u>  | 11) <u>D2</u> |
| 3) <u>D3</u>  | 12) <u>D4</u> |
| 4) <u>D1</u>  | 13) <u>S4</u> |
| 5) <u>S1</u>  | 14) <u>V+</u> |
| 6) <u>IN1</u> | 15) _____     |
| 7) <u>GND</u> | 16) _____     |
| 8) <u>V-</u>  | 17) _____     |
| 9) <u>IN2</u> | 18) _____     |

Topside Metal: Al

Backside: Si

Backside Potential:

Mask Ref:

Bond Pads : .004" min

APPROVED BY: CD

MFG: Harris

DIE SIZE : .076" x .083"

THICKNESS: .020"

DATE: 2/5/01

P/N: HI307-2